

COLLEGE OF ENGINEERING & TECHNOLOGY
(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Ad. 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

### DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING & DATA SCIENCE

#### TEACHING PLAN

Cou Co		Course Title	Semes ter	Branches	Contact Periods /Week		demic ear	Date of commence ment of Semester	
20CS3T03 ORGA		COMPUTER ORGANIZATION AND ARCHITECTURE		CSE DS	5	202	3-24	07/08/2023	
Pre-requisites:			Basics o	Basics of Computer Hardare					
COU	RSE OUTCO	MES							
1	Describe the ba	sic struct	ure of computer	organization an	d its instruct	ion sets.(K	(1,K2)	×	
		MARINE STOCKERS	ns and language		49. matti - 150m/150010650				
3	Explain the arit	hmetic al	gorithms and dec	cimal arithmetic	operations	(K1,K2,K	(3)		
4	Demonstrate input/output and memory organization in the computer systems.(K2,K3)								
5	Express the cor	Express the concept of pipelining and various processor families.(K2,K6)							
Unit	Out Comes / Bloom's Level	Topics No.	Т	opics/Activity		Text Book / Refere nce	Cont act Hour	Delivery	
			UNIT	Γ-I: Introduct	ion			<del>*************************************</del>	
W-32-3-1,10-1			Basic Structur Machine Instr	e of Computers uctions	s and				
	CO1: Describe the basic structure of computer organizatio n and its instruction	1.01	Basic Organiza	tion of Compute	ers	T2	1	Chalk ,talk	
		1.02	Von Newmann	Computers		T2 .	1	Chalk ,talk	
I		545,4456,754,5	Functional Unit	is .		T2	. 1	Chalk ,talk	
		1.04	Basic Operation			T2	1	Chalk ,talk	
		1.05	Generation of c	omputers		T2	1	PPT	
	sets.(K1,K2)	1.06	Numbers			T2	1	PPT	
	JCts.(K1,K2)	1.07		rations and Inst		T2	1	PPT	
		1.08		ons and Addres		T2 T2	1 1	Chalk ,talk	
		1.09	Instructions and	structions and Instruction Sequencing				PPT	



# COLLEGE OF ENGINEERING & TECHNOLOGY (AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Ad 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

		S	eetharampuram, W.G.DT., Narsapur-53428	su, (An	ioma Pi	auesii)	
		1.10	Addressing Modes	T2	1	Chalk, Talk,PPT	
		1.11	Assembly Language	T2	1	PPT	
			Basic Input / Output Operations	T2	1	PPT	
		1.13	Case study: Arithmetic & Logic Instructions of ARM Processor	T1	1	Web Resources	
		1.14	Branch Instructions of ARM Processor		1	Web Resources	
			I/O Operations of ARM Processor	T1	1	Web Resources	
				Total		15	
			UNIT-II: Stacks and Queues				
			Central Processing Unit and Programming the basic Computer				
	CO2: Define the CPU operations and language concepts.(K 1)	2.01	CPU - General Register and Stack Organizations	T2	1	Chalk ,Tal	
		2.02	Instructions Formats	T2	1	Web Resources	
		2.03	Addressing Modes	T2	1	Chalk ,Talk	
		2.04	Data Transferand Manipulation	T2	1	Chalk ,Talk	
II		2.05	RISC	T2	1	Web Resources	
		2.06	Programming the Basic Computer – Machine Language	T2	- 1	Web Resources	
		2.07	Assembly Language	T2	1	Chalk ,Talk ,PPT	
		2.08	Programming Arithmetic Operations	T2	1	PPT	
		2.09	Programming Logic Operations		1		
		2.10	Micro Program Examples	T2	1	Web Resources	
			2.11	Case Study - Design of Control Unit.	T2	1	Web Resources
			Total			11	
			UNIT-III: Linked Lists				
	CO3:		Computer Arithmetic				
III	Explain the arithmetic algorithms and decimal arithmetic operations .(K1,K2,K3)	3	3.0		T2 ·	1	Chalk ,Talk
		3.0	Data	T2	1	Chalk ,Talk	
		3.0	3 Subtraction with Signed-Magnitude Data	T2	1	Chalk ,Talk, PPT	
		3.0		T2	1	Chalk ,Talk	
		3.0		T2	1	Chalk ,Talk	



COLLEGE OF ENGINEERING & TECHNOLOGY
(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

			Data			
		3.06	Booth Multiplication Algorithm	T2	1	
		3.07	Division Algorithms	T2	1	Chalk ,Talk,PPT
		3.08	Floating Point Arithmetic operations	T2	1	PPT
		3.09	Decimal Arithmetic Unit	T2	1	PPT
		3.10	Decimal Arithmetic Operations	T2	1	Web Resources
				Total		10
		UNIT-I	V: Input-Output and Memory Organi	zation		100
		4.01	Accessing I/O Devices	T2	1	PPT
		4.02	Interrupts	T2	1	Chalk ,Talk
	CO4:	4.03	Direct Memory Access	T2	1	Chalk ,Talk
	Demonstrat	4.04	Buses	T2	1	PPT
IV	e	4.05	Interface Circuits	T2	1	Chalk ,Talk
* *	input/outp	4.06	Standard I/O interfaces	T2	1	Chalk ,Talk
	ut and	4.07	Memory Hierarchy	T2	1	Chalk ,Talk
	memory organization n in the computer	4.08	Processor Examples Memory Hierarchy	T2	1	Web Resources
-		4.09	Main Memory	T2	1	Chalk ,Talk,PPT
	systems.(K2	4.10	Auxiliary Memory	T2	1	Chalk ,Talk
	– ,кз)	4.11	Associative Memory	T2	1	Chalk ,Talk
	1	4.12	Virtual Memory	T2		PPT
	Re		ect Memory Access		1	Chalk ,Talk PPT
				Total		13
-		UN	IT-V: Pipelining and Processor Famil	ies		
		5.01	Basic Concepts	T2,T1	1	Web Resources
	CO5: Express the concept of	5.02	Data Hazards	T2,T1	1	Web Resources Chalk ,talk
V	pipelining	5.03	Instruction Hazards	T2,T1	1	Chalk ,talk
	and various	5.04	Influence on Instruction sets	T2,T1	1	PPT
	processor families.(K2	5.05	Data Path and control consideration	T2,T1	1	Web Resources
	,K6)	5.06	Superscalar Operation	T2,T1	1	Chalk ,Tall
		5.07	Performance Considerations	T2,T1	1	PPT

37



# COLLEGE OF ENGINEERING & TECHNOLOG

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

	5.08	4.B3.6.C. '!!	T1,R1		Web			
1		ARM family	,	1	Resources			
	5.09	Motorola 680X0 and Coldfire families	T1,R1	1	Web Resources			
	5.10	Intel IA 64 Family	T1,R1	1	Web Resources			
	5.11	SPARC Family.	T1,R1	1	Web Resources			
	of previous year quest			1				
	of previous year quest			1				
	of previous year quest			1				
	of previous year quest		1 - 1 - 1 - 1 - 1	1				
Discussion	of previous year quest	ion papers		1				
			Total		16			
		CUMULATIVE PROPOSED	PERIODS	65				
Text Book	s:				`			
S.No.	AUTHORS, BOOK	TITLE, EDITION, PUBLISHER	R, YEAR OF	PUB	LICATION			
1	Carl Hamacher, Zvonks Varanesic ,SafeaZaky,Computer Organization,Fifth Edition,							
	McGraw Hill 2015.							
2	M. Moris Mano ,Computer System Organization, Pearson PTE academic Revised Third							
	Edition 2019.							
Reference	Books:	*						
S.No.	AUTHORS, BOOK	TITLE, EDITION, PUBLISHER	R, YEAR OF	PUB	LICATION			
1	William Stallings ,Computer Organization and Architecture,Sixth Edition, Pearson/PHI. 2006							
	John L. Hennessy and David A. Patterson Computer Organization a quantitative approach, Fourth Edition, Elsevier 2012.							
2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	d David A. Patterson Computer Orga		antitat				
	Fourth Edition, Elsevi	d David A. Patterson Computer Orga er 2012.	nization a qu		ive approach,			
3	Fourth Edition, Elsevi	d David A. Patterson Computer Orga	nization a qu		ive approach			
	Fourth Edition, Elsevi	d David A. Patterson Computer Orga er 2012.	nization a qu		ive approach			
	Fourth Edition, Elsevie Andrew s. Tanenbau 2012	d David A. Patterson Computer Orga er 2012.	inization a qu tion -4th Edi	tion, P	ive approach,			
3	Fourth Edition, Elsevie Andrew s. Tanenbau 2012	d David A. Patterson Computer Orga er 2012. Im ,Structured Computer Organiza	inization a qu tion -4th Edi	tion, P	ive approach,			
3	Fourth Edition, Elsevie Andrew s. Tanenbau 2012 Sivaraama, Dandamu Edition-2014.	d David A. Patterson Computer Orga er 2012. Im ,Structured Computer Organiza	inization a qu tion -4th Edi	tion, P	ive approach			
3	Fourth Edition, Elsevie Andrew s. Tanenbau 2012 Sivaraama, Dandamu Edition-2014.	d David A. Patterson Computer Orga er 2012. Im ,Structured Computer Organiza	inization a qu tion -4th Edi	tion, P Design	HI/ Pearson.			



COLLEGE OF ENGINEERING & TECHNOLOGY
(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

	Sectioninpercent
2	http://www.cse.iitm.ac.in/~vplab/courses/comp_org.html
3	intp.//www.ese.mana.es

		Name	Signature with Date
i.	Faculty	Mr.K Satya Narayana	2/00
37.57	Course Coordinator	Dr G Sudha kar	V <sub>g</sub>
iv.	Module Coordinator	Dr B Rama krishna	30

Principal