SWARNANDHRA

COLLEGE OF ENGINEERING & TECHNOLOGY (Autonomous)

SEETHARAMAPURAM, NARSAPUR-534280 W.G.DT. AP

DEPARTMENT OF BACHELOR OF COMPUTER APPLICATIONS(Honours)

TEACHING PLAN

Course Code	Course Title	Year/Sem	Branch	Contact hr/week	Academic Year	
24BC2T04	Computer Organization	I/II	BCA(Honours)	6	2024-2025	

Course Objectives:

The purpose of the course is to introduce principles of computer organization and the basic architectural concepts. It provides an in depth understanding of basic organization, design, programming of a simple digital computer, computer arithmetic, instruction set design, micro programmed control unit, pipelining and vector processing, memory organization and I/O systems.

Course Outcome(co's): At the end of the course, student will be able to:

CO No.	Course Outcome	Knowledge Level (K)					
CO1	Understand the basic structure of computers, including types, functional units, bus structures, software, performance factors, and data representation methods such as fixed-point and floating-point.						
CO2	Apply register transfer language to describe micro-operations including arithmetic, logic, and shift operations, and understand instruction codes, computer registers, and instruction cycles.	К3					
CO3	Understand micro programmed control mechanisms and the organization of the central processing unit, including instruction formats, addressing modes, and data manipulation.						
CO4	Analyze different types of memory organization, including memory hierarchy, main memory, cache memory, and virtual memory, and understand concepts related to shift registers and RAID.	K4					
CO5	Understand the organization of input-output systems, including peripheral devices, interfaces, data transfer modes, priority interrupts, DMA, and serial communication.	K2					

Week No	Outcome	Blooms Level	7	Γορίς / Activity	Text Books	Contact Hours	Delivery Method
				UNIT-I		d .	
	Understand the basic structure of computers,		1.1	Basic Structure Of Computers: Computer Types,	T1	1	
	including	eluding pes, nctional its, bus uctures, ftware,	1.2	Functional unit,	T1	1	}
	types, functional units, bus		1.3	Basic Operational concepts, Bus structures,	Т1	2	Chalk & Board,
	software,		1.4	Software, Performance,	T1	2	
1,2 performance factors, and data representation methods such as fixed-point and floating-	ctors, and K2 nta presentation ethods such	1.5	multiprocessors and multi computers.	T1	2	PPT, Interactive Whiteboardin	
		1.6	Data Representation.	T1	1		
		nd floating-	1.7	Fixed Point Representation.	T1	2	
X C	P		1.8	Floating – Point Representation.	T1	2	
				UNIT-II	38		
	Apply register transfer languageto describe micro-operations including arithmetic, logic, and shift operations, and understand instruction		2.1	Register Transfer Language And Micro operations: Register Transfer language.	T1	2	
operations including arithmetic, logic,and shift operations, and understand instruction codes, computer registers, and instruction		2.2	Register Transfer Bus and memory transfers,	TI	3	Chalk & Board, PPT, Interactive Whiteboarding	
		2.3	Arithmetic Micro operations,Logic, shift micro operations,	T1	3		
		2.4	Arithmetic logic shift unit. Instruction codes. ComputerRegisters Computer,instructions, Instruction cycle.	TI ·	4		

Mid I Exam

				UNIT-III			
	Understand micro programmed		3.1	Micro Programmed Control: Control memory,	T1	1	
control mechanisms and the	hanisms		Address sequencing, micro program example,	Т1	2		
	organization of the central	1	3.3	design of control unit.	T1	2	GL II
5, 6 processing unit, including instruction formats, addressing modes, and data manipulation.	sing cluding tion s, sing , and	3.4	Central Processing Unit: General Register Organization, Instruction Formats,	T1	3	Chalk & Board, PPT, Interactive Whiteboardin	
		3.5	Addressing modes, Data Transfer and Manipulation, Program Control.	T1	4		
				UNIT-IV			
Analyze different types of memory organization,	ifferent types f memory rganization,	4.1	Memory Organization: Memory Hierarchy,	T1	2		
	including	emory	4.2	Main Memory,	T1	2	
			4.3	Auxiliary memory,	T1	2	Chalk
7,8 hierarchy, main memory, cache memory, and virtual memory, and understand concepts related to shift registers and RAID.	ache memory, ache memory, ad virtual emory, and aderstand encepts elated to shift egisters and	4.4	Associate Memory, CacheMemory, Cache memories performance considerations,	TI	4	& Board, PPT, Interactive Whiteboarding	
		4.5	Virtual memories Introduction to Shift registers and RAID	T1	3		
	<u> </u>			UNIT-V			- Carlo
9, 10 Understand the organization of input-output systems, including peripheral devices, interfaces, data transfer modes,	organization of input-output systems,	5.1	Input-Output Organization: Peripheral Devices,	T1	3	Chalk &	
	peripheral devices, interfaces, data	eral	5.2	Input-Output Interface,	T1	2	Board, PPT,
			5.3	Asynchronous data transfer, Modes of Transfer,	Tl	4	Interactive Whiteboarding

otal No. of Classes				63	
		Mid II Exam			E
priority interrupts, DMA, and serial communication	5.4	Priority Interrupts, DMA, Input Output Processor, Serial Communication.	T1	4	

Recommended Text Books for Reading:

Text Book 1: Digital Logic and Computer Design, Moriss Mano, 11th Edition, Pearson Education.

Text Book 2: Computer Organization, 5thed., Hamacher, Vranesicand Zaky, TMH, 2002

Text Book 3: Computer System Architecture, 3/e, Moris Mano, Pearson/PHI.

References Books:

- 1. Computer System Organization & Architecture, John D. Carpinelli, Pearson, 2008
- 2. Computer System Organization, Naresh Jotwani, TMH, 2009
- 3. Computer Organization & Architecture: Designing for Performance, 7thed., William Stallings, PHI, 2006

4. Structured Computer Organization - Andrew S. Tanenbaum, 4th Edition, PHI/Pearson

Y. Sai Swaring.

Head of the Department

Principal