

#### **COLLEGE OF ENGINEERING & TECHNOLOGY**

(AUTONOMOUS)
Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

#### DEPARTMENT OFELECTRONICS AND COMMUNICATION ENGINEERING

#### **TEACHING PLAN**

Cour	OHEGALI	CourseTitle Semester		Branches	Contact Periods/Week	Academic Year	comm	ate of encement emester
20EC6T02 VLS DESIG		1	VI	ECE	6	2024-2025	18-	11-2024
	ompletion of the		students can	able to				
1	Demonstrate VHDL synthesis, simulation, design tools, design verification tools. [K3]							
2	Explain the fabrication process, layout design of logic circuits and Electrical properties of MOS Circuits [K2]							
3	Illustrate the CMOS circuit design processes and scaling of MOS circuits [K4]							
4	Summarize the	use of	different pro	grammable log	gic devices.[K2]			
UNIT	Out Comes / Bloom's Level	Topics No.		Topics/Activ	ity	Text Book / Reference	Contac t Hour	Delivery Method
	N G		Ţ	JNIT-1: DIG	TAL DESING U	SING HDL		
	CO 1: Demonstrate VHDL synthesis, simulation, design tools, design verification tools. [K3]	1.1	Introduction VHDL	on to HDL and	History of	T1, T2	1	Chalk & Talk, PPT Tutorial, & Case Study
		1.2	VHDL req			T1,T2	1	
		1.3			uit design process	T1,T2	1	
		1.4		simulation and	Synthesis	T1, T2,R1	1	
		1.5	Levels of a			T1, T2,R1	1	
Ι		1.6		Behavioral mo	VHDL-data flow deling,	T1, T2, R1,R2	1	
		1.7		grams to desig e three modeli adder		T1, T2,	1	
		1.8	Mux,Demu			T1, T2,	1	
		1.9	Decoder,E			T1,T2, R1	1	
		1.10 Universal shift register T1, T2	T1, T2, R1,R2	1				
		1.11	Counter			T1, T2,	1	1
		1.12	Class Test-	.1			1	



COLLEGE OF ENGINEERING & TECHNOLOGY
(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by
NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956,
Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada
Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

				Total	12		
	CO2: Explain the fabrication process,	UNIT – 2:FABRICATION AND BASIC ELECTRICAL PROPERTIES OF MOSFET					
п		2.1	Introduction to IC Technology – MOS	T1,T3,R2	1		
		2.2	PMOS, NMOS	T1,T3,R2	2	Chalk & Talk, PPT Tutorial Active Learning & Case Study	
		2.3	CMOS & BiCMOS	T1,T2,R1,	2		
		2.4	ULSI Technology and its Applications	T1,T2,R1,	1		
	layout design of logic circuits and	2.5	Basic Electrical Properties of MOS and BiCMOS Circuits- Ids-Vds relationships	T1,T2,R1,	1		
	Electrical	2.6	MOS transistor threshold Voltage	l, T2, R1,R2	1		
	properties of	2.7	Input Conductance, Output Conductance	T1,T3,R2	1		
	MOS	2.8	Figure of merit	T1,T3,R1,	. 1		
	Circuits	2.9	Pass transistor, NMOS Inverter	T1,T3,R2,	1		
	[K2]	2.10	CMOS Inverter analysis and design	T1,T3,R2,R 3	1		
*		2.11	Bi-CMOS Inverters	T1,T3,R2,R 3	1		
	40	2.12	Class Test-2		1		
70				Total	14	100	
		3.1	Γ − 3:MOS CIRCUIT DESIGN PROCESS  VLSI Design Flow	S AND SCALI	NG 2	100	
				El au			
	CO3:Illustrate the CMOS	3.1	VLSI Design Flow	T1,T2.R1,	2		
	the CMOS circuit design	3.1	VLSI Design Flow MOS Layers	T1,T2.R1,	2	February September 1	
Ш	the CMOS circuit design processes and scaling of	3.1 3.2 3.3	VLSI Design Flow  MOS Layers  CMOS circuit diagram  Stick Diagram  Design Rules-Lambda Based, micron	T1,T2.R1, T1,T2.R1, T1,T2.R1,	2 2 2	Talk, PPT	
III	the CMOS circuit design processes and	3.1 3.2 3.3 3.4	VLSI Design Flow  MOS Layers  CMOS circuit diagram  Stick Diagram	T1,T2.R1, T1,T2.R1, T1,T2.R1, T1,T2.R1, T1,T2.R1,	2 2 2 2	Talk, PPT	
ш	the CMOS circuit design processes and scaling of MOS circuits	3.1 3.2 3.3 3.4 3.5	VLSI Design Flow  MOS Layers  CMOS circuit diagram  Stick Diagram  Design Rules-Lambda Based, micron based and Layout diagram  2 micrometer CMOS Design rules for wires  Contacts and Transistors, Layout	T1,T2.R1, T1,T2.R1, T1,T2.R1, T1,T2.R1, T1,T2.R1, T1, T3.R1,R2 T1,	2 2 2 2	Mary Comments	
ш	the CMOS circuit design processes and scaling of MOS circuits	3.1 3.2 3.3 3.4 3.5 3.6	VLSI Design Flow  MOS Layers  CMOS circuit diagram  Stick Diagram  Design Rules-Lambda Based, micron based and Layout diagram  2 micrometer CMOS Design rules for wires	T1,T2.R1, T1,T2.R1, T1,T2.R1, T1,T2.R1, T1,T3.R1,R2 T1, T3.R1,R2 T1, T3.R1,R2 T1,	2 2 2 2 2	Talk, PPT	
III	the CMOS circuit design processes and scaling of MOS circuits	3.1 3.2 3.3 3.4 3.5 3.6	VLSI Design Flow  MOS Layers  CMOS circuit diagram  Stick Diagram  Design Rules-Lambda Based, micron based and Layout diagram  2 micrometer CMOS Design rules for wires  Contacts and Transistors, Layout Diagrams of CMOS Inverters and Gates  SCALING: Scaling of MOS circuits,	T1,T2.R1, T1,T2.R1, T1,T2.R1, T1,T2.R1, T1,T3.R1,R2 T1, T3.R1,R2 T1, T3.R1,R2 T1, T3.R1,R2	2 2 2 2 2 2	Talk, PPT	



COLLEGE OF ENGINEERING & TECHNOLOGY

(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

	CO3:Illustrat e the CMOS circuit design processes and scaling of MOS circuits [K4]	1230451600	T – 4: BASIC CIRCUIT CONCEPTS ANI		STIN	G
IV		4.1	Sheet Resistance, and its concept applied to MOS transistors and Inverters	T1, T3.R1,R2	1	100
		4.2	Area Capacitance of Layers, Standard unit of capacitance, and some examples with calculations.	T1, T2.R1,R2	1	Chalk & Talk,
		4.3	The Delay Unit, Inverter Delays, Driving large capacitive loads, Propagation delays, Wiring capacitances and Choice of layers	T1, T3.R1,R2	2	PPT Tutorial
		4.4	CMOS TESTING : CMOS Testing, Need for testing	T1,T3.R1	1	
		4.5	Test Principles, Design Strategies for test,	T1,T3.R1	1	Tutorial
		4.6	Chip level Test Techniques.	T1,T3.R1	1	
		4.7	Class Test-4		1	
	1 11-1		Company	Total	8	-7/
		UNI	Γ-5: SEMICONDUCTOR IC DESIGN	b.		
		5.1	Introduction to Programmable Logic Devices (PLDs	T3.R1,R2	1	
	CO4: Summarize the use of different semiconducto r ICs (K2)	5.2	Programmable Logic Array (PLA)	T3,T3,R1	1	
		5.3	Programmable Array Logic (PAL)	T3,R1,R2	1	
		5.4	Implementation of logic functions using PLA/PAL	T3,R1,R2	1	Challa 0
v		5.5	Implementation approaches in ASIC Design	T3.R1,R2	1	Chalk & Talk,
		5.6	Full custom design, semicustom design	T3.R1,R2	1	PPT
		5.7	Gate arrays, Standard cells	T3,R1,R2	1	Tutorial, Active
		5.8	Complex Programmable Logic Devices (CPLDs)- architectures and applications	T3,R1,R2	1	Learning & Case Study
		5.9	Field programmable gate arrays (FPGAs) -architectures and applications	T3,R1,R2	1	
Content beyond Syllabus		5.10	Introduction to System-on-Chip (SoC) and Network-on-Chip (NoC)-2D NoC, 3D NoC, Wireless NoC.	T3,R1,R2	1	
f needed)				m 1	10	
r needed)				Total	10	



## **COLLEGE OF ENGINEERING & TECHNOLOGY**

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

Text Boo	ks:
S.No.	AUTHORS, BOOK TITLE, EDITION, PUBLISHER, YEAR OF PUBLICATION
1.	Kamran Eshraghian, Eshraghian Dougles, A.Pucknell, and Sholeh Eshraghian, Essentials of VLSI Circuits and Systems, 3 <sup>rd</sup> Ed., Prentice Hall of India Publications, 2019.(Unit-1,2,3,4)
2.	J.Bhaskar, VHDL Primer, 3 <sup>rd</sup> Ed., Prentice Hall of India Publications, 2017.(Unit-5)
3.	Dr.K.V.K.K.Prasad, Kattula Shyamala, VLSI Design – Black Book, 3 <sup>rd</sup> Ed., Kogent Learning Solutions, 2015.
Referenc	e Books:
S.No.	AUTHORS, BOOK TITLE, EDITION, PUBLISHER, YEAR OF PUBLICATION
1.	Debaprasad Das, VLSI Design, 2 <sup>rd</sup> Ed., Oxford University Press, 2015.
2.	A.Albert Raj & T.Latha, VLSI Design, 3 <sup>rd</sup> Ed., PHI Learning Private Limited, 2014.
3.	Richa Jain & Amrita Rai, Principles of VLSI & CMOS Integrated Circuits, 1 <sup>st</sup> Ed., S.Chand & companylimited, 2017.
Web Deta	nils
1.	https://www.vlsisystemdesign.com > basic_courses
2.	https://www.udemy.com > topic > vlsi
3.	https://nptel.ac.in/courses/117101058/

D. 1940		Name	Signature with Date
i.	Faculty I(for common Course)	Mr.K.V.B.Chandra Sekar Rao	Des: #
ii.	Faculty II (for common Course)	Ms. M.Radha Rani	Radh
iii.	Faculty III (for common Course)	Mr. M.Murali	Hurali
iv.	Faculty IV (for common Course)	Mr.A.R.V.S.Gupta	dur ass
v.	Course Coordinator	Mr.K.V.B.Chandra Sekar Rao	W. C. 200
vi.	Module Coordinator	Dr.B.Ramana Kumar	How
vii.	Programme Coordinator	Dr. B.S.Rao	Burling

Principal