

Swarnandhra College of Engineering & Technology

Autonomous and recognized under 2(F) and 12(B) by UGC

Recognized by AICTE, permanently affiliated to JNTUK Kakinada Accredited by NAAC with 'A' Grade (2nd Cycle)

Seetharamapurm, Narsapur - 530280 (Andhra Pradesh)

DEPARTMENT OF INFORMATION TECHNOLOGY TEACHING PLAN

| Course Code | Cour. Title | | Semester | Branch I | Contact Periods /Week | Academic Year | Date of commencemen | |
|----------------|---|--------------------------|--|--|-----------------------------|------------------|--|--|
| 23IT3T01 | Digital Lo Compu Organiza | ıter | Ш | CSE(CS) | 6 | 2024-2025 | 30-07-2024 | |
| COURSE | OUTCOMES | | | | | - | · · | |
| 1 | Understanding of digital logic principles and computer organization fundamentals (K2) | | | | | | | |
| 2 | Recognize Di | gital circ | uits and struc | cture of compute | ers (K1) | | | |
| 3 | Apply the knowledge on computer arithmetic (K3) | | | | | | | |
| 4 | Categorize me | emory hie | erarchy conce | epts (K4) | | | * | |
| 5 | Explain input/ devices (K2) | output sy | stems and th | eir interaction v | vith the CPU | J ,memory a | and peripheral | |
| UNIT | Out Comes / Bloom's Level | Topics No. | V0 | opics/ activit | Text Book/ Reference | Contac tHour | Delivery Method | |
| | | 1.1 | Binary nun | nber | T1 | 1 | V | |
| | | N 4 | Fixed point | t representation | Tı | 1 | | |
| | | 1.2 | Floating po representat | | | | Chalk & | |
| | | 1.2 | representat | | T1 | 1 | & Board | |
| I | CO - 1 | 1000000 | representat Number ba | ion | | | & | |
| I | CO – 1 | 1.3 | Number ba | se conversions exadecimal | Ti | 1 | & Board Power point presentations | |
| I | CO - 1 | 1.3 | Number ba Octal and h number Component | se conversions exadecimal | T1 T1,R1 | 1 1 1 | & Board Power point presentations Assignment | |
| ľ | CO-1 | 1.3 1.4 1.5 | Number ba Octal and h number Component | se conversions nexadecimal ts nry number | T1 T1,R1 T1 | 1 | & Board Power point presentations | |
| I | CO-1 | 1.3 1.4 1.5 1.6 | Number ba Octal and h number Component Signed bina Binary code | se conversions nexadecimal ts nry number | T1 T1,R1 T1 T1 | 1 1 1 | & Board Power point presentations Assignment | |

Si

KNOWLEDGA

Swarnandhra College of Engineering & Technology

Autonomous and recognized under 2(F) and 12(B) by UGC

Recognized by AICTE, permanently affiliated to JNTUK Kakinada Accredited by NAAC with 'A' Grade (2nd Cycle)

Seetharamapurm, Narsapur – 530280 (Andhra Pradesh)

| | | 1.10 | Minimization of logic expressions | T1 | 1 | | |
|-------------------------|--------|----------|--|--|-------|------------|------------------|
| | | 1.11 | K-MAP simplification | T1 | 1 | | |
| | | 1.12 | Combination circuits | T1 | 1 | | |
| | | 1.13 | Decoder | T1 | 1 | | |
| | | 1.14 | Multiplexer | T1 | 1 | | |
| Content beyond syllabus | | 1.15 | Data representation, digital logic circuits-I | RI | 1 | | |
| | | | | Total | 15 | A. | |
| | | 2.1 | Sequential circuits | T1,T2 | 1 | | |
| | | 2.2 | Flip- flops | T1,T2 | 1 | | |
| | | 2.3 | Binary counter | T1,T2 | 1 | | |
| | CO - 2 | 2.4 | Registers | T1,T2 | 1 | Chalk | |
| | | 2.5 | shift registers | T1,T2 | 1 | & Board | |
| | | 2.6 | Computer types | T1,T2 | 1 | | |
| П | | 2.7 | Functional units | T1,T2 | 1 | Power poin | |
| | | | 2.8 | Basics operational concepts | T1;T2 | 1 | T * ALS ES COLOR |
| | | 2.9 | Bus structures | TI | 1 | Assignment | |
| | | 2.10 | Software | T1 | 1 | Test | |
| | | 2.11 | performance | T1 | 1 | | |
| | | 2.12 | Multiprocessors and multi computers | T1,T3 | 1 | | |
| | | 2.13 | Computer generations | T1 | 1 | | |
| | | 2.14 | Von Neumann architecture | Ti | 1 | | |
| Content beyond syllabus | | 2.15 | Structure of computers | T1 | 1 | | |
| | | | | Total | 15 | Tr. | |
| | CO - 3 | III so t | 3.1 | Computer arithmetic | T1,R1 | 1 | |
| ш | | | 3.2 | Addition and subtraction of signed numbers | T1,R1 | 1 | |
| | | 3.3 | Digital of fast adders | T1,R1 | 1 | Chalk | |
| | | 3.4 | Multiplication of positive | T1,R1 | 1 | & Chair | |

CHOWLEDGE VISION CONDUCT

Swarnandhra College of Engineering & Technology

Autonomous and recognized under 2(F) and 12(B) by UGC

Recognized by AICTE, permanently affiliated to JNTUK Kakinada Accredited by NAAC with 'A' Grade (2nd Cycle)

Seetharamapurm, Narsapur - 530280 (Andhra Pradesh)

| | 1 | | number | | | Board |
|------------|---------------|------|--------------------------------------|-------|-----|-----------------------------|
| | | 3.5 | Signed operand multiplication | T1,R1 | 1 | Power point |
| | | 3.6 | Fast multiplication | T1,R1 | 1 | presentation |
| | | 3.7 | Integer division | T1,R1 | 1 | Assignment |
| | | 3.8 | Floating point number and operations | T1,R1 | 1 | Test |
| | | 3.9 | Fundamental concepts of processor | T1,R1 | 1 | |
| | | | Execution of a complete instruction | T1,R1 | 1 | |
| | | 3.11 | Multiple bus organization | T1,R1 | 1 | |
| | | 3.12 | Hard wired control | T1,R1 | 1 | |
| | | 3.13 | Multi programmed control | T1,R1 | 1 | |
| Content be | yond syllabus | 3.14 | Computer arithmetic | RI | 1 | |
| | | | | Total | 14 | 4 |
| | | 4.1 | Introduction Memory organization | T1,T2 | 1 | Wo |
| | CO-4 | 4.2 | Basic concepts of memory | T1,T2 | 1 | |
| | | 4.3 | Semiconductor RAM memories | T1,T2 | 1 | Chalk & |
| | | 4.4 | Read only memories | T1,T2 | 1 | Board |
| | | 4.5 | speed | T1,T2 | 1 | |
| IV | | 4.6 | Size and cost | T1,T3 | 1 | Power point |
| | | 4.7 | Cache memories | T1,T3 | 1 | presentation |
| | | 4.8 | Performance consideration | T1 | - 1 | Assignment |
| | | 4.9 | Virtual memories | T1 | 1 | |
| | | 4.10 | Memory management requirements | T1 | 1 | Test |
| | | 4.11 | Secondary storage | TI | 1 | |
| Content be | yond syllabus | 4.12 | Memory organization | Tı | 1 | |
| | V | | | Total | 12 | |
| M. H. | | 5.1 | Accessing i/o devices | T1,R1 | 1 | Chalk |
| | | 5.2 | Interrupts | T1,R1 | 1 | &i |
| W.F. | CO-5 | 5.3 | Processor examples | T1,R1 | 1 | Board |
| V | | 5.4 | Indirect memory access | T1,R3 | 1 | Power point presentation |

Swarnandhra College of Engineering & Technology



Autonomous and recognized under 2(F) and 12(B) by UGC

Recognized by AICTE, permanently affiliated to JNTUK Kakinada Accredited by NAAC with 'A' Grade (2nd Cycle)

Seetharamapurm, Narsapur - 530280 (Andhra Pradesh)

| | 5.5 | Buses | T1,R2 | 1 | Assignment | |
|-------------------------|--|--|----------------------------------|-----------------------------|------------|-------------|
| | | 5.6 | interface | T1,R1 | 1 | Test |
| | | 5.7 | Standard i/o interfaces | T1,R1 | 1 | |
| Content beyond syllabus | | 5.8 | Input/output organization | R4 | 1 | |
| | | | | Total | 8 | |
| | | (| CUMULATIVE PROPOSED | PERIODS | 64 | |
| Text Book | s: | | | | | 4,0 |
| S.No. | AUTHORS, | воок | TITLE, EDITION, PUBLISHE | R, YEAR OF | PUBLIC | ATION |
| 1 | Computer organization, CAR1 HAMACHER, Zvonko Vranesic, sadwat Zaky, 6 TH edition Mc Graw Hill | | | | | |
| 2 | Digital design ,6 TH edition,M.morris Mano,pearson Education. | | | | | |
| 3 | Computer organization and architecture, willoiam stalling, 11TH edition, pearson | | | | | |
| Reference | Books: | | | | | * |
| S.No. | AUTHORS, | воок | TITLE, EDITION, PUBLISHE | R, YEAR OF | PUBLIC | ATION |
| 1 | William stallings, computer organization and architecture, ninth edition, pearson/PH- 201 | | | | | |
| 2 | Andrew tane | nbaum | structured computer organizat | ion 6 TH edition | n PHI/pe | earson-2021 |
| Web Deta | ils: | | | | | 7 |
| 1 | https://www.javatpoint.com/daa-tutorial | | | | | |
| | https://lecturenotes.in/notes/17784-note-for-digital-and-logic-of-computer orgaization - daa-by- shekharesh-barik?reading=true | | | | | |
| 2 | | aresh-t | arik reading-true | | | |
| 2 | daa-by- shekh | OR STREET, SQUARE, SQU | Ispoint.com/digital logic and co | omputer arithm | etic /in | dex.htm |

| | × | Name | Signature with Date |
|-----|-----------------------|--------------------|---------------------|
| i | Faculty | Mrs. J.N.D.Lakshmi | Ju D |
| ii | Module Coordinator | Mr. Ch R K Raju | day! |
| iii | Programme Coordinator | Dr. RVVSV Prasad | Rusopera |

Principal'