



SWARNANDHRA

COLLEGE OF ENGINEERING & TECHNOLOGY

ACCREDITED BY NATIONAL BOARD OF ACCREDITATION, AICTE, NEW DELHI

ACCREDITED BY NAAC WITH "A" GRADE-3.32/4 CGPA,

Recognised under 2(f) & 12(B) of UGC Act 1956,

Approved by AICTE, Permanently Affiliated to JNTUK, Kakinada

Seetharampuram, Narsapuram-534 280, W.G.Dt.,

COURSE STRUCTURE – PG

(VLSI SYSTEM DESIGN)

M.Tech.

I SEMESTER

S. No.	Subject Code	Name of the Subject	L	T	P	C	I	E	Total
1	MTVL1T01	VLSI Technology & Design	3	1	-	3	40	60	100
2	MTVL1T02	CMOS Analog IC Design	3	1	-	3	40	60	100
3	MTVL1T03	CPLD & FPGA Architecture & Applications	3	1	-	3	40	60	100
4	MTVL1T04	CMOS Digital IC Design	3	1	-	3	40	60	100
5		Elective - I	3	1	-	3	40	60	100
6		Elective - II	3	1	-	3	40	60	100
7	MTVL1L01	VLSI Laboratory – I	-	-	3	2	40	60	100
Total Credits						20	280	420	700

M.Tech.

II SEMESTER

S. No.	Subject Code	Name of the Subject	L	T	P	C	I	E	Total
1	MTVL2T01	Low Power VLSI Design	3	1	-	3	40	60	100
2	MTVL2T02	CMOS Mixed Signal Circuit Design	3	1	-	3	40	60	100
3	MTVL2T03	CAD For VLSI	3	1	-	3	40	60	100
4	MTVL2T04	Design for Testability	3	1	-	3	40	60	100
5		Elective – III	3	1	-	3	40	60	100
6		Elective - IV	3	1	-	3	40	60	100
7	MTVL2L01	VLSI Laboratory – I	-	-	3	2	40	60	100
Total Credits						20	280	420	700

Elective-I

1	MTVL1TE1	Digital System Design
2	MTCS1TE1	Advanced Operating Systems
3	MTCS1TE2	Soft Computing Techniques

Elective-II

1	MTVL1TE2	Digital Design Using HDL
2	MTCS1TE2	Advanced Computer Architecture
3	MTVL1TE3	Hardware Software Co-Design

Elective-III

1	MTCS2TE9	Scripting Languages
2	MTVL2TE1	Digital Signal Processors & Architectures
3	MTVL2TE2	VLSI Signal Processing

Elective-IV

1	MTVL2TE3	System on Chip Design
2	MTVL2TE4	Optimization Techniques in VLSI Design
3	MTVL2TE5	Semi Conductor Memory Design & Testing



SWARNANDHRA

COLLEGE OF ENGINEERING & TECHNOLOGY

ACCREDITED BY NATIONAL BOARD OF ACCREDITATION, AICTE, NEW DELHI

ACCREDITED BY NAAC WITH "A" GRADE-3.32/4 CGPA,

Recognised under 2(f) & 12(B) of UGC Act 1956,

Approved by AICTE, Permanently Affiliated to JNTUK, Kakinada

Seetharampuram, Narsapuram-534 280, W.G.Dt.,

COURSE STRUCTURE - PG

(VLSI System Design)

M.Tech.

III SEMESTER

S. No.	Subject Code	Name of the Subject	L	T	P	C	I	E	Total
1	MTVL3S01	Seminar-1	-	-	-	2	-	-	-
2	MTVL3P01	Project Work Part-1	-	-	-	18	-	-	-
Total Credits						20	-	-	-

M.Tech.

IV SEMESTER

S. No.	Subject Code	Name of the Subject	L	T	P	C	I	E	Total
1	MTVL4S01	Seminar-2	-	-	-	2	-	-	-
2	MTVL4P01	Project Work Part-2	-	-	-	18	-	-	-
Total Credits						20	-	-	-